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We investigate carrier transport in a single 22 nm-thick double-gated Si quantum
well device, which has independent contacts to electrons and holes. Conductance,
Hall density and Hall mobility are mapped in a broad double-gate voltage window.
When the gate voltage asymmetry is not too large only either electrons or holes
occupy  the  Si  well  and  the  Hall  mobility  shows  the  fingerprints  of  volume
inversion/accumulation. At strongly asymmetric double-gate voltage an electric field
induced electron-hole (EH) bi-layer is formed inside the well. The EH drag
resistance Rhe is explored at balanced carrier densities: Rhe decreases monotonically
from 860 ? to 37 ? when the electron and hole density is varied between
~0.4?1.7x1016 m-2.
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2Silicon-on-insulator (SOI) based double-gate SiO2-Si-SiO2 quantum well field-effect-
transistors (FET) [see Fig. 1 (a)] are being actively investigated.[1,2] The double-gate geometry
provides means to effectively adjust the total carrier density inside the FET channel, which
leads, e.g., to suppression of the fatal short channel effects and enhancement of the sub-
threshold characteristics. The double-gate structure also enables adjustment of the width and
position  of  the  carrier  distribution  (or  wave  functions)  inside  the  Si  well.  Carrier  gas  can  be
tuned to the middle of the well at symmetric double-gate voltage [see Fig. 1 (b)] or pushed
against  either  of  the  Si-SiO2 interfaces by applying an asymmetric gate voltage, which has a
relatively large effect on the carrier mobility.[3,4] The high dielectric strength of the SiO2 also
enables strongly asymmetric gate voltage that can overcome the energy gap of Si even in
relatively thin Si wells. This leads to formation of a field induced electron-hole (EH) bi-layer
inside the device [see Fig. 1. (c)] analogously to the III-V system of Ref. [5], but without any
heterostructure based energy barrier between the different layers.
In this Letter, we investigate room temperature transport properties of a 22 nm-thick
double-gate Si well. The device has n-type and p-type contact regions enabling simultaneous
measurements on electrons and holes. Conductance, Hall density and Hall mobility are mapped
in a broad double-gate voltage window. When the gate voltage asymmetry is not too large only
either electrons or holes occupy the Si well. In the case of electrons we reproduce the results of
Ref. [4] and for the holes we find qualitatively similar gate voltage dependency of mobility, but
with significantly lower magnitude consistent with Ref. [6]. At strongly asymmetric double-gate
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Fig. 1: (Color online) (a) Schematic cross-section of a double gated Si quantum well together
with external top gate (TG) and back gate (BG) voltage sources. (b)&(c) Self-consistently
calculated quantum mechanical electron (blue) and hole (red) distributions at different gate
voltages  within  the  Hartree  approximation.  The  energy  gap Eg = 1.12 eV between the
conduction and valence bands defines the energy scales. 1 eV corresponds to carrier density
of 5×1024 m-3. The dashed line is the chemical potential and well thickness is tW = 22 nm. In
(b) the gate voltage is positive and symmetric (VBG =  VTGtBOX/tOX)  with  total  2D  electron
density of 2×1016 m-2. In (c) the gate voltage is asymmetric with VBG ~ -VTGtBOX/tOX and the
2D electron and hole  densities are 1.214×1016 m-2.
3voltage we demonstrate an EH bi-layer: conductance, density and mobility are simultaneously
non-zero for both carrier types. This EH system enables investigation of inter-layer friction,
which has been a topical subject since the early drag experiments on electron-electron [7] and
EH  [8]  bi-layers  (see  Ref.  [9]  for  a  review).  Here  we  demonstrate  an  EH  drag  resistance
measurement at equal electron and hole densities.
The Si quantum well devices were fabricated on commercially available bonded SOI
wafers. The fabrication process follows closely the procedures described in Ref. [10]. The major
difference to standard SOI FET is that instead of having only n+ contacts the present devices
also have p+ contact regions, which provide galvanic contact to the hole gas inside the 22 nm-
thick Si well. The top (back) gate oxide thickness is tOX = 50 nm (tBOX = 83 nm). Figure 2 shows
an optical micrograph of the Hall bar device explored in this work. Biasing current is applied
independently into the each carrier system from the ends of the bar with a p+/n+-finger structure
that is illustrated in Fig. 2(b). As in standard Si FET fabrication the p+ and n+ regions are self-
aligned with respect to the top gate. The contact between electron (hole) gas inside the Si well
and p+ (n+) regions is a pn-junction with high isolation: the small bias resistance of these
junctions was found to be above 10 G?.
The electronic properties were investigated at room temperature in the linear response
regime, when the EH system is described by a set of linear equations Vi = (W/L)GijIj, where Ii
Fig. 2: (Color online) (a) Optical microscope image of the lateral device geometry utilized in
the experiments and illustration of the EH biasing scheme. Hall voltage of electrons is
omitted for the sake of clarity. Letters p and n on the Mo pads refer to the type of Si to which
the particular pad is connected. The width of the channel W = 50 ?m and the probe distance
L = 200 ?m. (b) Magnification of the current contacts illustrating the p+/n+-finger structure.
Dimensions of one n-type and one p-type finger is illustrated: the dotted rectangles depict
holes in the implantation masks. The undoped Si well resides below the top gate. The areas
outside the active Si region are SiO2.
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4and Vi are the current and the voltage of the different type of carriers as depicted in Fig. 2 (a) (i,j
= e for electrons and i,j = h for holes). The elements Gij define the conductance matrix and its
inversion gives the resistance matrix with elements Rij. The intra-layer transport experiments
were performed by utilizing standard lock-in techniques. The Hall voltage HiV  was measured at
2-4 magnetic flux density values below |B| = 3 T and the Hall carrier density Hin  was given by
the slope (Ii/e)?B/? HiV . Hall mobility Hi?  was calculated from relation HiHiii enG ?? . Due to
high resistance of the hole system and the strong capacitive coupling between electrons and
holes we adopted a DC technique in the extraction of the drag resistance Rhe: 21 electron layer
current Ie values were applied and resulting hole layer voltage Ve was measure (the voltage over
the whole electron layer was always kept below 10 mV). Linear fit to the obtained data set gave
Rhe.
The diagonal elements Gee and Ghh as  a  function  of  the  top  (VTG) and back gate (VBG)
voltages are shown in Fig. 3(a). Figures 3(b) and 3(c) show Hall carrier densities and mobilities,
respectively. Conductance, Hall density and mobility of electron and hole systems behave
similarly (provided that one inverts VTG and VBG). The major discrepancy arises from the typical
low mobility of holes consistent with Ref. [6]. Note that at high hole densities and close to
VTG(BG) ~ 0 there is a gate voltage region where the slope )(/ BGTGHi Vn ??  ~ 0. The feature can
be observed also in Hen as a small change in the slope. Comparison with the total carrier density
ni contours of Ref. [4] suggests that Hin  contours are distorted from ni when the density is high
and VTG,BG < 0  or VTG,BG > 0. A similar effect in low temperature Hall density of a 16.5 nm-
thick Si well has been addressed to appearance of carrier species with different mobilities.[11]
This interpretation most likely fits to the present data also: at high electron or hole density the
effective energy barrier in the middle of the well [see Fig 1(b) for electrons] increases and two
separate 2D electron or hole gases with different mobilities are formed.
As the Hin contours are distorted when VTG,BG < 0 or VTG,BG > 0 in comparison to ni so is
the Hall mobility in comparison to the effective mobility (defined via ni). Despite this fact the
Hall mobility contours behave in similar fashion as the effective electron mobility contours of
Ref. [4]. Electron and hole mobility decrease when the carriers are pushed away from the
symmetric voltage condition VBG = VTGtBOX/tOX, which mainly follows from phonon and surface
roughness scattering and is sometimes referred as the volume inversion (or accumulation) effect
[3].
5The electron and hole variables in Fig. 3 are simultaneously non-zero in the upper left
and lower right corner. These gate voltage windows correspond to large asymmetric gate
voltage (VBG ~ -VTGtBOX/tOX) that overcomes the Si energy gap enabling the EH bi-layer in the Si
well [Fig. 1(c)]. In these bi-layer regimes Gii and Hin  depend weakly on the voltage of the
furthest gate electrode due to screening of the other layer. Same applies for the mobility. If we
inspect the VTG dependency of He? ( Hh? )  around the threshold of hole (electron) layer close to
VBG = 20)(?? V we see no measurable effects, which could be due to entrance of the other carrier
system inside the Si well and inter-layer friction.
The inter-layer effects can be brought out by inspecting the EH drag resistance Rhe.
Figure 4 shows ),( HhHehe nnR  at balance Hall density HhHe nn ? . Note that Rhe is  positive  and
exhibits the usual monotonic decrease as a function of the layer densities.[12] It has a quite large
absolute magnitude in comparison to the low temperature results obtained from compound
semiconductor based bi-layers [7,8,9] and room-temperature drag effect observed between 3D
gate electrode and 2D channel of Si FET [13]. However, still the intra-layer scattering is much
stronger than the inter-layer friction [Rii >> Rij (??j)]  as  expected  on  the  basis  of  the  mobility
measurements. The effective well width for both layers is in the sub-10 nm range [see Fig. 1(c)],
Fig. 3: (Color online) Experimental electron and hole (a) conductances, (b) Hall densities and
(b) Hall mobilities as a function of top gate voltage VTG and back gate voltage VBG. The
dashed diagonal line is the symmetric gate bias line VBG = VTGtBOX/tOX.  Blue (red) contours
correspond  to  electrons  (holes).  Contours  are  in  units  given  on  top  of  each  panel.  Contour
spacing for Gee and Ghh are 25 and 5, respectively.  For Hen  and Hhn  the spacing is 0.5 and for
H
e?  ( Hh? ) the spacing is 0.25 (0.1). The levels of few contours are indicated and other levels
can identified on the basis of the contour spacing.
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6which leads to so large surface roughness and phonon scattering rate [3] that they simply
dominate over the inter-layer momentum transfer. The intra-layer scattering is particularly
strong in the hole layer. In the EH bi-layer regime the hole mobility is only ~0.6×10-2 m2/Vs (for
electrons ~4.5×10-2 m2/Vs).
The most straightforward explanation of the inter-layer friction is given by direct
Coulomb interaction between the layers. However, disorder, phonons and plasmons can strongly
affect the drag.[9] Here the extremely low mobility of the hole layer makes a quantitative
theoretical analysis virtually impossible, but the problem can be tackled by using
phenomenological models.[14] Further complications arise from large thermal broadening,
which unavoidably leads to many occupied 2D sub-bands that belong to different k-space band.
Theoretical analysis of the present system is beyond the scope of this paper and it will be left for
future investigations.
In summary, we have explored room temperature electron and hole transport in single 22
nm-thick double-gated Si quantum well. Our device geometry provided good independent
contacts to the electron and hole systems inside the well. We investigated conductance, Hall
density and Hall mobility in a broad double-gate voltage window.(Fig. 3) When the gate voltage
asymmetry  is  not  too  large  only  either  electrons  or  holes  occupy  the  Si  well.  In  these  single-
layer regimes the Hall mobility vs. gate voltage behavior was identified to arise from carrier
distribution (position and width) dependency of surface roughness and phonon scattering. At
strongly asymmetric double-gate voltage we could overcome the Si energy gap and as a result
an electron-hole (EH) bi-layer was formed inside the well, which was detected as a
Fig. 4: (Color online) Left axis: EH drag resistance Rhe as a function of balanced Hall density
H
h
H
e nn ?  in the lower right corner of Fig. 3(b). Right axis: ratios Rhe/Ree and Rhe/Rhh.
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7simultaneously non-zero conductance, density and mobility in both carrier systems. The EH
drag resistance was measured at balanced electron and hole densities. The drag resistance
decreased monotonically from 860 ? to  37 ? when the electron and hole density was varied
between ~0.4?1.7x1016 m-2.(Fig. 4)
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